

Model Name:GA-990XA-UD3

Component value change history

Version: 3.04

4 Layer, 4mil 50ohm +/- 15% L


P-Code: U98094-0

Date	Change Item		Reason
2011.03.04	0.1 New BOM Release.	PCB Ver 0.1	
2011.04.12	1.0A E- BOM Release.	PCB Ver 1.0	
2011.04.21	1.0B P- BOM Release.	PCB Ver:1.0	R333 => 8.2K to fix backup BIOS can't show with ACBEL atx-350cn-an6fb.
			Add PR26=>22 for TPM. Change SB heatsink
2011.04.25	1.0C P- BOM Release.	PCB Ver:1.01	Only remove SLI Logo
2011.04.29	1.0D P- BOM Release.	PCB Ver:1.01	DDR3_4 and DDR3_1 Part NO. change
2011.06.09	1.0F MP BOM Release.	PCB Ver:1.0	BC933 --> 1uF PCB Change to 1.0 w/SLI Logo
2011.07.22	11A BOM Release(DVT).	PCB Ver:1.1	Add Load-Line Droop control
2011.08.15	11B P-BOM Release(SKIP PVT).	PCB Ver:1.1	change Load-Line Droop 阻值 DR73,DR82,DR83,DR84 from 150 change 196 ohm
2011.09.09	12A P-BOM Release	PCB Ver:1.2(註2)	change NB Chipset from 10HB1-06D980-10R to 10HB1-06D990-10R (註1) (註1) fix post code 94 at high temperature issue (註2) PCB is Ver1.1,but use leable to Ver 1.2
2011.09.14	13A P-BOM Release	PCB Ver:1.3	PCB is Ver1.1, but use leable to Ver 1.3
2011.09.22	14A P-BOM Release	PCB Ver:1.11	Add NBGFX1_CLKP/NBGFX1_CLKN(R1/R5)
2012.01.09	11F P-BOM Release	PCB Ver:1.11	1. RTL8111E-VL change to RTL8111F-VL 2. RT9173 change RT9199
2012.04.17	11H E-BOM Release	PCB Ver:1.12	Add MOS Thermal Protection circuit.
2012.05.04	11I P-BOM Release	PCB Ver:1.12	change R156 from 1.5K to 2.32K
2012.08.22	30B E-BOM Release	PCB Ver:3.01	change IT8728F IO; Add Patch some PSU can't boot when ERP enable.
2012.10.22	30C E-BOM Release	PCB Ver:3.02	Add EC29,DEC15,C1638,C1639,C1676,EC173,C150,C151 ,OBC25,C1626,C1627,C1628,
2012.11.14	30D P-BOM Release	PCB Ver:3.03	Add EC30
2012.12.19	30E P-BOM Release	PCB Ver:3.03	11NR6-702009-0ER改為11NR6-702009-96R(USB_LAN)
2013.11.01	30F P-BOM Release	PCB Ver:3.03	Modify PPAKSO-8 mosfet P/N DQ9,DQ24,DQ26,DQ5,DQ7,DQ16,DQ11,DQ3,DQ13,DQ20: 10IF9-040012-10R/10IF9-040393-21R /10IF9-040406-10R/10IF9-040393-01R
			Q3,Q4,PQ10,DQ15,Q25,Q28,DQ23,Q22,Q27,DQ25,DQ10,DQ19 ,DQ2,Q26:10IF9-070428-01R/10IF9-100397-21R /10IF9-070410-00R/10IF9-100397-01R
2014.07.05	30G P-BOM Release	PCB Ver:3.04	remove SATA MLCC

Circuit or PCB layout change for next version



[illegible]**GIGABYTE™**

Title			
BOM & PCB HISTORY			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	3.04	
Date:	Wednesday, July 09, 2014	Sheet	2 of 35




CPU_VDD_RUN = VCORE
 CPU_VDDA_RUN = VDDA25
 VLDT_RUN = VCC12_HT
 CPU_VDDIO_SUS = DDR15V
 CPU_VDDR = CPU_VDDR12



VLDT_A = VCC12_HT
 VLDT_B = HT12B




M2CPU
 AM3RM/SC/BL/MB/12KRC-04K812-31R]














GIGABYTE™			
Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	3.04	
Date:	Thursday, July 03, 2014	Sheet	4 of 35







GIGABYTE™			
Title CPU CONTROL			
Size Custom	Document Number GA-990XA-UD3		Rev 3.04
Date:	Thursday, July 03, 2014	Sheet	6 of 35









DFT_GPIO5: STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.
1 : Disable (Can still be enabled using
nbcfg register access)
0 : Enable

DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]



```
These pin straps are used to configure PCI-E GPP mode.
GPIO4:3:2
000: 4:2:4 B
001: 4:1:1:4 C
010: 1:1:1:1:1:4 L (Hardware Default)
011: 2:1:1:1:1:4 E
100: 2:2:1:1:4 K
101: 2:2:2:4 C2
110: Hardware default (mode L) or EEPROM
111: Hardware default (mode L) or EEPROM
101: 01100
111: 01011
```

DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLEb

Enables the Test Debug Bus using PCIE bus
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable





U3B

PART 2/5

EXP A_RXP15	N6	GPP1_RX15P
EXP A_RXN15	M5	GPP1_RX15N
EXP A_RXP14	M5	GPP1_RX14P
EXP A_RXN14	M4	GPP1_RX14N
EXP A_RXP13	L6	GPP1_RX13P
EXP A_RXN13	L5	GPP1_RX13N
EXP A_RXP12	K4	GPP1_RX12P
EXP A_RXN12	K4	GPP1_RX12N
EXP A_RXP11	J6	GPP1_RX11P
EXP A_RXN11	J5	GPP1_RX11N
EXP A_RXP10	H4	GPP1_RX10P
EXP A_RXN10	H4	GPP1_RX10N
EXP A_RXP9	G6	GPP1_RX9P
EXP A_RXN9	G5	GPP1_RX9N
EXP A_RXP8	F5	GPP1_RX8P
EXP A_RXN8	F4	GPP1_RX8N
EXP A_RXP7	D2	GPP1_RX7P
EXP A_RXN7	D1	GPP1_RX7N
EXP A_RXP6	B5	GPP1_RX6P
EXP A_RXN6	B4	GPP1_RX6N
EXP A_RXP5	C6	GPP1_RX5P
EXP A_RXN5	C5	GPP1_RX5N
EXP A_RXP4	E7	GPP1_RX4P
EXP A_RXN4	E6	GPP1_RX4N
EXP A_RXP3	D7	GPP1_RX3P
EXP A_RXN3	D8	GPP1_RX3N
EXP A_RXP2	E9	GPP1_RX2P
EXP A_RXN2	F9	GPP1_RX2N
EXP A_RXP1	D10	GPP1_RX1P
EXP A_RXN1	E10	GPP1_RX1N
EXP A_RXP0	E11	GPP1_RX0P
EXP A_RXN0	F11	GPP1_RX0N

PCIE GPP1

AC9	GPP2_RX15P
AD9	GPP2_RX15N
AE8	GPP2_RX14P
AE7	GPP2_RX14N
AD7	GPP2_RX13P
AD6	GPP2_RX13N
AE6	GPP2_RX12P
AE5	GPP2_RX12N
AG5	GPP2_RX11P
AF2	GPP2_RX11N
AD2	GPP2_RX10P
AD1	GPP2_RX10N
AB5	GPP2_RX9P
AB4	GPP2_RX9N
AA6	GPP2_RX8P
AA5	GPP2_RX8N
Y5	GPP2_RX7P
Y4	GPP2_RX7N
W6	GPP2_RX6P
W5	GPP2_RX6N
V5	GPP2_RX5P
V4	GPP2_RX5N
U6	GPP2_RX4P
U5	GPP2_RX4N
T5	GPP2_RX3P
T4	GPP2_RX3N
R6	GPP2_RX2P
R5	GPP2_RX2N
P5	GPP2_RX1P
P4	GPP2_RX1N

PCIE GPP2

AD11	GPP3_RX9P
AC11	GPP3_RX9N
AE12	GPP3_RX8P
AD12	GPP3_RX8N
AD13	GPP3_RX7P
AC13	GPP3_RX7N
AE14	GPP3_RX6P
AD14	GPP3_RX6N
AD15	GPP3_RX5P
AC15	GPP3_RX5N
AE16	GPP3_RX4P
AD16	GPP3_RX4N
AC17	GPP3_RX3P
AE18	GPP3_RX3N
AD18	GPP3_RX2P
AC19	GPP3_RX2N
AE19	GPP3_RX1P
AH20	GPP3_RX1N
AG20	GPP3_RX0P
	GPP3_RX0N

PCIE GPP3

AC21	SB_RX3P
AD21	SB_RX3N
AE22	SB_RX2P
AD22	SB_RX2N
AE25	SB_RX1P
AD25	SB_RX1N
AE26	SB_RX0P
AH26	SB_RX0N

PCIE ALINK

NR2	1.27K/4/1	AE20	PCE_BCALRP
NR3	1.82K/4/1	AD20	PCE_BCALRN
NR4	1.27K/4/1	AE10	PCE_RCALRP
NR5	1.82K/4/1	AD10	PCE_RCALRN
NR6	1.27K/4/1	F14	PCE_TCALRP
NR7	1.82K/4/1	E14	PCE_TCALRN

RD980/BGA692


N3	EXP A_TXP15
M2	EXP A_TXN15
M1	EXP A_TXP14
L3	EXP A_TXP13
L2	EXP A_TXN13
K2	EXP A_TXP12
K1	EXP A_TXN12
J3	EXP A_TXP11
J2	EXP A_TXN11
H2	EXP A_TXP10
H1	EXP A_TXN10
G3	EXP A_TXP9
G2	EXP A_TXN9
F2	EXP A_TXP8
F1	EXP A_TXN8
E3	EXP A_TXP7
E2	EXP A_TXN7
A4	EXP A_TXP6
A6	EXP A_TXN6
B6	EXP A_TXP5
B7	EXP A_TXN5
C7	EXP A_TXP4
A8	EXP A_TXN4
B8	EXP A_TXP3
B9	EXP A_TXN3
C9	EXP A_TXP2
A10	EXP A_TXN2
B10	EXP A_TXP1
B11	EXP A_TXN1
C11	EXP A_TXP0
	EXP A_TXN0

AF9	GPP2_TX15P
AG9	GPP2_TX15N
AG8	GPP2_TX14P
AH8	GPP2_TX14N
AF7	GPP2_TX13P
AG7	GPP2_TX13N
AG6	GPP2_TX12P
AH6	GPP2_TX12N
AG4	GPP2_TX11P
AH4	GPP2_TX11N
AE3	GPP2_TX10P
AE2	GPP2_TX10N
AC3	GPP2_TX9P
AC2	GPP2_TX9N
AB2	GPP2_TX8P
AB1	GPP2_TX8N
AA3	GPP2_TX7P
AA2	GPP2_TX7N
Y2	GPP2_TX6P
Y1	GPP2_TX6N
W2	GPP2_TX5P
W1	GPP2_TX5N
V2	GPP2_TX4P
V1	GPP2_TX4N
U2	GPP2_TX3P
U1	GPP2_TX3N
T2	GPP2_TX2P
T1	GPP2_TX2N
R3	GPP2_TX1P
R2	GPP2_TX1N
P2	GPP2_TX0P
P1	GPP2_TX0N



PCI_E slot TX need CAP close to slot side

GPP TX5P_C	NC4	0.1u/4X7R/16V/K	168_OP	<31>
GPP TX5N_C	NC3	0.1u/4X7R/16V/K	168_ON	<31>
GPP TX4P_C	NC6	0.1u/4X7R/16V/K	ML_OP	<34>
GPP TX4N_C	NC5	0.1u/4X7R/16V/K	ML_ON	<34>
GPP TX2P_C			GPP_TX2P_C	<19>
GPP TX2N_C			GPP_TX2N_C	<19>
GPP TX1P_C			GPP_TX1P_C	<19>
GPP TX1N_C			GPP_TX1N_C	<19>
GPP TX0P_C	NC2	0.1u/4X7R/16V/K	USB3_OP	<32>
GPP TX0N_C	NC1	0.1u/4X7R/16V/K	USB3_ON	<32>
A TX3P_C	NC11	0.1u/4X7R/16V/K	A_TX3P	<14>
A TX3N_C	NC12	0.1u/4X7R/16V/K	A_TX3N	<14>
A TX2P_C	NC14	0.1u/4X7R/16V/K	A_TX2P	<14>
A TX2N_C	NC13	0.1u/4X7R/16V/K	A_TX2N	<14>
A TX1P_C	NC15	0.1u/4X7R/16V/K	A_TX1P	<14>
A TX1N_C	NC16	0.1u/4X7R/16V/K	A_TX1N	<14>
A TX0P_C	NC18	0.1u/4X7R/16V/K	A_TX0P	<14>
A TX0N_C	NC17	0.1u/4X7R/16V/K	A_TX0N	<14>

PLACE THESE CAP CLOSE TO NB.



ASM1440/TQFN42



ASM1440/TQFN42



ASM1440/TQFN42



ASM1440/TQFN42

Function	SEL
xI--> xOa	L (X8)
xI--> xOb	H (X16)

GIGABYTE™


RD990 PCIE I/F_Switch


Size Custom

Document Number GA-990XA-UD3

Rev 3.04

Date: Thursday, July 03, 2014 Sheet 11 of 35





- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN




Place R800/801 less than 500 mils away from U800
R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair

NB CLOCK INPUT TABLE

NB CLOCKS		RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF		
HT_REFCLKN	NC	100M DIFF	100M DIFF		
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF	
REFCLK_N	NC	NC	vref	100M DIFF	
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF		
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)		
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF		

* the GFX_REFCLK input is required for all cases



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R





REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK

GIGABYTE™				
Title				
RTM880N-793				
Size	Document Number			Rev
Custom	GA-990XA-UD3			3.04
Date:	Thursday, July 03, 2014		Sheet	13 of 35

S.B HEATSINK

PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB850




Low: Force PCIE GEN1, Up: Allow PCIE GEN2


	PCLK2	PCLK3
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED	IGNORE DEBUG STRAPS


BIOS after boot setting
EC AOD-ACC

	LPC_CLK0 Rev.A12	LPC_CLK1
PULL HIGH	IMC ENABLED	CLKGEN ENABLED
PULL LOW	AOD Extreme IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT



NOT ADD ICT FOR RTCVDD PIN

			
Title			
ATI SB700 PCIE/PCI/CPU/LPC			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	3.04	
Date:	Thursday, July 03, 2014	Sheet	14 of 35





PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:
R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

VCC_SB C PR75 1K/4/1 SATA_CALRP AB14
PR74 931/4/1 SATA_CALRN AA14

<26> -SATA_LED -SATA_LED AD11

<AD16> SATA_X1

<AC16> SATA_X2

SB SPI DI PR70 22/4 SB SPI DI R J5
SB SPI DO PR71 22/4 SB SPI DO R E2
SB SPI CLK PR72 22/4 SB SPI CLK R K4
SB SPI CS_ITE PR73 22/4 SB SPI CS_ K9
SB SPI CS_ITE PR73 22/4 SB SPI CS_ K9
SB SPI CS_ITE PR73 22/4 SB SPI CS_ K9

<21> -SB_SPI_CS_ITE << -SB_SPI_CS_ITE PR73 22/4 SB SPI CS_ K9

SB800
Part 2 of 5

SERIAL ATA

HW MONITOR

SPIROM

SB950/BGA605[10HB1-06B950-10R]

FC_CLK AH28
FC_FBCLKOUT AG28
FC_FBCLKIN AF28
FC_OE#/GPIOD145 AF28
FC_AVD#/GPIOD146 AG28
FC_WVE#/GPIOD148 AG28
FC_CE1#/GPIOD149 AF28
FC_CE2#/GPIOD150 AF28
FC_INT1/GPIOD144 AH28
FC_INT2/GPIOD147 AH28
FC_ADQ0/GPIOD128 AJ27
FC_ADQ1/GPIOD129 AJ26
FC_ADQ2/GPIOD130 AH25
FC_ADQ3/GPIOD131 AH24
FC_ADQ4/GPIOD132 AG24
FC_ADQ5/GPIOD133 AH23
FC_ADQ6/GPIOD134 AG24
FC_ADQ7/GPIOD135 AF21
FC_ADQ8/GPIOD136 AF21
FC_ADQ8/GPIOD137 AH22
FC_ADQ10/GPIOD138 AJ24
FC_ADQ11/GPIOD139 AJ24
FC_ADQ12/GPIOD140 AJ25
FC_ADQ13/GPIOD141 AJ25
FC_ADQ14/GPIOD142 AG25
FC_ADQ15/GPIOD143 AH25

FANOUT0/GPIO52 W5
FANOUT1/GPIO53 Y9
FANOUT2/GPIO54 Y9
FANIN0/GPIO56 W7
FANIN1/GPIO57 W9
FANIN2/GPIO58 W8

TEMPIN0/GPIO171 B6
TEMPIN1/GPIO172 A6
TEMPIN2/GPIO173 A5
TEMPIN3/TALERT#/GPIO174 B5
TEMP_COMM C7

VIN0/GPIO175 A3
VIN1/GPIO176 B4
VIN2/GPIO177 A4
VIN3/GPIO178 C5
VIN4/GPIO179 A7
VIN5/GPIO180 B7
VIN6/GBE_STAT3/GPIO181 B8
VIN7/GBE_LED3/GPIO182 A8

NC1

NC2

G27

Y2



PLACE SATA AC COUPLING
CAPS CLOSE TO SB850

SATA3_0_1

SATA3_2_3

SATA3_4_5

SATA3_6_7

SATA3_8_9

SATA3_10_11

SATA3_12_13

SATA3_14_15

SATA3_16_17

SATA3_18_19

SATA3_20_21

SATA3_22_23

SATA3_24_25

SATA3_26_27

SATA3_28_29

SATA3_30_31

SATA3_32_33

SATA3_34_35

SATA3_36_37

SATA3_38_39

SATA3_40_41

SATA3_42_43

SATA3_44_45

SATA3_46_47

SATA3_48_49

SATA3_50_51

SATA3_52_53

SATA3_54_55

SATA3_56_57

SATA3_58_59

SATA3_60_61

SATA3_62_63

SATA3_64_65

SATA3_66_67

SATA3_68_69

SATA3_70_71

SATA3_72_73

SATA3_74_75

SATA3_76_77

SATA3_78_79

SATA3_80_81

SATA3_82_83

SATA3_84_85

SATA3_86_87

SATA3_88_89

SATA3_90_91

SATA3_92_93

SATA3_94_95

SATA3_96_97

SATA3_98_99

SATA3_100_101

SATA3_102_103

SATA3_104_105

SATA3_106_107

SATA3_108_109

SATA3_110_111

SATA3_112_113

SATA3_114_115

SATA3_116_117

SATA3_118_119

SATA3_120_121

SATA3_122_123

SATA3_124_125

SATA3_126_127

SATA3_128_129

SATA3_130_131

SATA3_132_133

SATA3_134_135

SATA3_136_137

SATA3_138_139

SATA3_140_141

SATA3_142_143

SATA3_144_145

SATA3_146_147

SATA3_148_149

SATA3_150_151

SATA3_152_153

SATA3_154_155

SATA3_156_157

SATA3_158_159

SATA3_160_161

SATA3_162_163

SATA3_164_165

SATA3_166_167

SATA3_168_169

SATA3_170_171

SATA3_172_173

SATA3_174_175

SATA3_176_177

SATA3_178_179

SATA3_180_181

SATA3_182_183

SATA3_184_185

SATA3_186_187

SATA3_188_189

SATA3_190_191

SATA3_192_193

SATA3_194_195

SATA3_196_197

SATA3_198_199

SATA3_200_201

SATA3_202_203

SATA3_204_205

SATA3_206_207

SATA3_208_209

SATA3_210_211

SATA3_212_213

SATA3_214_215

SATA3_216_217

SATA3_218_219

SATA3_220_221

SATA3_222_223

SATA3_224_225

SATA3_226_227

SATA3_228_229

SATA3_230_231

SATA3_232_233

SATA3_234_235

SATA3_236_237

SATA3_238_239

SATA3_240_241

SATA3_242_243

SATA3_244_245

SATA3_246_247

SATA3_248_249

SATA3_250_251

SATA3_252_253

SATA3_254_255

SATA3_256_257

SATA3_258_259

SATA3_260_261

SATA3_262_263

SATA3_264_265

SATA3_266_267

SATA3_268_269

SATA3_270_271

SATA3_272_273

SATA3_274_275

SATA3_276_277

SATA3_278_279

SATA3_280_281

SATA3_282_283

SATA3_284_285

SATA3_286_287

SATA3_288_289

SATA3_290_291

SATA3_292_293

SATA3_294_295

SATA3_296_297

SATA3_298_299

SATA3_300_301

SATA3_302_303

SATA3_304_305

SATA3_306_307

SATA3_308_309

SATA3_310_311

SATA3_312_313

SATA3_314_315

SATA3_316_317

SATA3_318_319

SATA3_320_321

SATA3_322_323

SATA3_324_325

SATA3_326_327

SATA3_328_329

SATA3_330_331

SATA3_332_333

SATA3_334_335

SATA3_336_337

SATA3_338_339

SATA3_340_341

SATA3_342_343

SATA3_344_345

SATA3_346_347

SATA3_348_349

SATA3_350_351

SATA3_352_353

SATA3_354_355

SATA3_356_357

SATA3_358_359

SATA3_360_361

SATA3_362_363

SATA3_364_365

SATA3_366_367

SATA3_368_369

SATA3_370_371

SATA3_372_373

SATA3_374_375

SATA3_376_377

SATA3_378_379

SATA3_380_381

SATA3_382_383

SATA3_384_385

SATA3_386_387

SATA3_388_389

SATA3_390_391

SATA3_392_393

SATA3_394_395

SATA3_396_397

SATA3_398_399

SATA3_400_401

SATA3_402_403

SATA3_404_405

SATA3_406_407

SATA3_408_409

SATA3_410_411

SATA3_412_413

SATA3_414_415

SATA3_416_417

SATA3_418_419

SATA3_420_421

SATA3_422_423

SATA3_424_425

SATA3_426_427

SATA3_428_429

SATA3_430_431

SATA3_432_433

SATA3_434_435

SATA3_436_437

SATA3_438_439


SATA3_440_441


SATA3_442_443



SATA3_444_445


SATA3_446_447


SATA3_448_449


















FRONT SIDE USB1



REAR USB



I-Phone charger circuit







GIGABYTE™



COM/LPT/F_USB1_PWR

Size Custom GA-990XA-UD3 Rev 3.04


Date Thursday, July 03, 2014 Sheet 22 of 35

	ALC892R	ALC889	ALC889A
CR16	X	X	O
CR24	X	X	O
CR25	X	O	O
CBC42	10uF/X5R	X	X
CR2	20K/1%	20K/1%	20K/0.1%
CR9	O	O	X
CR10	X	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm






SPDIF




LINE OUT FRONT OUT




LINE-IN




MIC







SURROUND



CEN/LFE



SURR BACK







A3R7/13P/B/[11NR6-403006-01_11NR6-403006-02]
3R7+15P/[11NR6-403004-11]

A3R7/13P/0BG/[11NR6-403006-71]
3R7+15P/[11NR6-403004-31]











GIGABYTE

Title		
AUDIO JACK		
Size	Document Number	Rev
Custom	GA-990XA-UD3	3.04
Date:	Thursday, July 03, 2014	Sheet 24 of 35








ATX POWER CONNECTOR



GIGABYTE™			
Title			
ATX, FRONT PANEL ,EC			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	3.04	
Date:	Thursday, July 03, 2014	Sheet	26 of 35









Default change to 1.15V

















250mA

$$1.25 \times (1 + 100/100) = 2.5V$$








9.5V / 25A protect
 $9.5 \times (1.21K / (13.3K + 1.21K)) = 0.792V$










AZ1117H-1.2TR/SOT223/1A-->UR17:0/4, UR16:N/A [1.2V]
L1117LG/N/SOT223/1A-->UR17:0/4, UR16:100/4/1 [1.25V]



GIGABYTE™			
Title EJ168			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	3.04	
Date:	Thursday, July 03, 2014	Sheet	31 of 35









USB LAN

RTL8101E:LR38/LC5/LR43/LC6--->O

RTL8111C:LC6--->O



RTL8102E:LC5/LC6--->O






RTL8101E :L1+L10-->AVDD18+0.1u(BIOS DISABLE MDI-X FUNCTION)






1G :USB+LAN/1G/GO,Y/OS/RA/D/1

100M:USB+LAN/100/GO,Y/OS/RA/D/1





VT6308P

-REQ2/-GNT2,
IDSEL AD30,
-INTC

Place close to Header or connector

Place close to Header or connector

GIGABYTE		
TI TSB43AB23 1394		
Size	Document Number	Rev
Custom	GA-990XA-UD3	3.04
Date:	Thursday, July 03, 2014	Sheet 35 of 35